<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="http://sqlblog.com/utility/FeedStylesheets/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/"><channel><title>Intel Server Strategy Shift with Sandy Bridge EN &amp;amp; EP</title><link>http://sqlblog.com/blogs/joe_chang/archive/2011/11/29/intel-server-strategy-shift-with-sandy-bridge-en-ep.aspx</link><description>The arrival of the Sandy Bridge EN and EP processors, expected in early 2012, will mark the completion of a significant shift in Intel server strategy. For the longest time 1995-2009, the strategy had been to focus on producing a premium processor designed</description><dc:language>en</dc:language><generator>CommunityServer 2.1 SP2 (Build: 61129.1)</generator><item><title>re: Intel Server Strategy Shift with Sandy Bridge EN &amp; EP</title><link>http://sqlblog.com/blogs/joe_chang/archive/2011/11/29/intel-server-strategy-shift-with-sandy-bridge-en-ep.aspx#43538</link><pubDate>Thu, 24 May 2012 16:43:11 GMT</pubDate><guid isPermaLink="false">21093a07-8b3d-42db-8cbf-3350fcbf5496:43538</guid><dc:creator>Clock$peedy</dc:creator><description>&lt;p&gt;Hi Joe,&lt;/p&gt;
&lt;p&gt;To the extent that you seem to be suggesting that Intel might replace the E7 line (Westmere-EX) with high-end implememtations of Sandy-Bridge EP (E5), I think you're mistaken and missed the main point of E7. &amp;nbsp;In a world where computational power is no longer the bottleneck for the overwhelming majority of enterprise apps (and has not been for years), 'In-memory database' technologies and techniques represent the future.&lt;/p&gt;
&lt;p&gt;&lt;a rel="nofollow" target="_new" href="http://blogs.technet.com/b/dataplatforminsider/archive/2012/04/09/the-coming-in-memory-database-tipping-point.aspx"&gt;http://blogs.technet.com/b/dataplatforminsider/archive/2012/04/09/the-coming-in-memory-database-tipping-point.aspx&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;In order to do IMDB reliably you need serious RAS features in the memory subsystem. &amp;nbsp;E7 has them and E5 does not.&lt;/p&gt;
&lt;p&gt;On the other hand, four-socket Sandy-Bridge EP systems are really good for HPC!!!&lt;/p&gt;
</description></item><item><title>re: Intel Server Strategy Shift with Sandy Bridge EN &amp; EP</title><link>http://sqlblog.com/blogs/joe_chang/archive/2011/11/29/intel-server-strategy-shift-with-sandy-bridge-en-ep.aspx#43560</link><pubDate>Fri, 25 May 2012 20:59:49 GMT</pubDate><guid isPermaLink="false">21093a07-8b3d-42db-8cbf-3350fcbf5496:43560</guid><dc:creator>jchang</dc:creator><description>&lt;p&gt;Intel has replaced the E7 with the E5. The E5 will take the majority of 4-way system, which is the large majority the E7 volume. I am further inclined to think 2-way E7 volume (both system and processor) is higher than 8-way. So what else defines E7 once common 4-way moves to E5.&lt;/p&gt;
&lt;p&gt;1) glue-less 8-way&lt;/p&gt;
&lt;p&gt;2) MCA &amp;amp; other RAS&lt;/p&gt;
&lt;p&gt;3) memory capacity (4 channels per socket + SMB splitter for 16 DIMMs/socket)&lt;/p&gt;
&lt;p&gt;Like I said, 8-way volume is very small (but important).&lt;/p&gt;
&lt;p&gt;I really don't think people understand the E7 MCA + RAS to be relavent.&lt;/p&gt;
&lt;p&gt;Now that E5 has 4 MC, the difference in memory capacity is not important.&lt;/p&gt;
&lt;p&gt;My opinion is that 8-way could be a glued system, ie, a QPI cross-bar.&lt;/p&gt;
&lt;p&gt;If MCA+high RAS are important, it could be a once every other year or even every third year release. So E7 on Westmere skips Sandy Bridge, and gets a refresh with Ivy Bridge or even Haswell.&lt;/p&gt;
&lt;p&gt;Sure, database engine really needs a complete architecture overhaul, which would reach into both processor and system level. But I do not agree that a 4-way system needs more than 32-64 DIMM sockets. If MS or some one else can do IMDB, they can also do clustered IMDB, which means memory capacity is distributed across many nodes. The general idea is $20K of CPU is paired with about $20K of memory, not 20/200 split.&lt;/p&gt;
</description></item></channel></rss>